Introduction
Automatic Speaker Recognition has been the subject of extensive research over the last two decades [1] [2] [3] . This process can be defined as the extraction of the personal identity information from a presented sample utterance using signal measurement techniques. To enhance the accuracy and efficiency of the extraction processes, speech signals are normally pre-processed before features are extracted. Speech signal pre-processing typically includes speech signal detection, pre-emphasis and segmentation with a window technology.
Traditionally, these algorithms are developed on off-theshelf microprocessors/DSPs. Recent In this paper, the feasibility of migrating existing algorithms, in particular, the speech signal preprocessing algorithms, into FPGAs are explored. The rest of paper is organised as follows: algorithms are described in Section 2; the functionality of each constituent component in the speech signal preprocessing as well as its hardware implementation will be described in Section Pre-emphasis In speech analysis, it is desirable if a measured spectrum could have a similar dynamic range across the entire frequency band. As a nature of speech, however, there is an overall -6 dB/octave trend in its spectrum as frequency increases. Pre-emphasis is therefore introduced to compensate for the -6 dB/octave roll-off (giving a +6 dB/octave lift). Pre-emphasis in this paper is achieved by a high-pass digital filter cutting off 3 dB frequency somewhere between 100 Hz and 1 kHz. The high-pass filter can be described by Eq.2. Fig.2b ) to the rest of system. In an effort to reduce the power consumption on the chip, 
Pre-emphasis Logic
The overview of digital pre-emphasis filter is illustrated in Fig.4 , in which D is a register. Figure 4 Overview of Pre-emphasis The first concern in the pre-emphasis logic design is how to implement a. Although a can be any value between 0.9 and 1, assigning an arbitrary value to a can increase implementation cost and processing latency. The cheapest multiplication/division logic would be a shifter if a is equal to 2 to the nth power (n is integer). Having considered that, in this paper, 0.96875 is assigned to a. This results in Eq.2 being evolved into Eq.4
The corresponding pre-emphasis logic therefore can be built as presented in Fig.5 
